RTI (http://ipindia.nic.in/right-to-information.htm) Feedback (https://ipindiaonline.gov.in/feedback) Sitemap (shttp://ipindia.nic.in/itemap.htm) Contact Us (http://ipindia.nic.in/contact-us.htm) Help Line (http://ipindia.nic.in/helpline-page.htm)

Skip to Main Content Screen Reader Access (screen-reader-access.htm)



(http://ipindia.nic.in/index.htm)



Patent Search

| A NEW DESIGN AND TESTING OF A PIPELINE A/D CONVERTER (ADC) SYSTEM FOR HIGH SPEED DATA CONVERTING APPLICATION |
|--|
| 46/2021 |
| 12/11/2021 |
| INA |
| 202121042352 |
| 18/09/2021 |
| |
| |
| |
| ELECTRONICS |
| H03M0001100000, A61K0047680000, H03M0003000000, H03M0001120000, H03M0007160000 |
| |

Inventor

| Name | Address | Countr |
|-------------------------------|--|--------|
| Dr. Radheshyam Gamad | Professor & Head Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Mr. Virendra Kumar Verma | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Ms. Neha Pande | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Mr. Rashmi Ranjan Maharana | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Mr. Arun Rayakwar | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Ms. Harshita Kushwaha | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Ms. Vineeta Vishwakarma | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |

Applicant

| Name | Address | Country |
|-------------------------------|--|---------|
| Dr. Radheshyam Gamad | Professor & Head Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Mr. Virendra Kumar Verma | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Ms. Neha Pande | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Mr. Rashmi Ranjan Maharana | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Mr. Arun Rayakwar | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Ms. Harshita Kushwaha | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |
| Ms. Vineeta Vishwakarma | Assistant Professor Department of Electronics and Instrumentation Engineering, Shri G. S. Institute of Technology & Science, 23, M. Visvesvaraya Marg Indore (M.P.)-452003 | India |

Abstract:

In this proposed work an ADC designed is completed with area efficient and low power consumption. After that detailed study of INL and DNL estimate and their error 8 bit ADC. Error minimization for both INL, DNL and ENOB estimate shows effectiveness of algorithm for testing ADC using histogram technique. Ideal ADC transf characteristic simulation is done and arbitrarily non linearity error is introduced. Extensive test and evaluation is done by doing simulation of 5 to 8 bit ADC character have incorporated estimation of error in DNL, INL and improvements in estimated DNL, INL and ENOB is reported.

Complete Specification

Claims:1. A new design and testing of a pipeline A/D converter (ADC) system for high speed data converting application, Description:Technical field

The present invention in general relates to a new design and testing of a pipeline A/D converter (ADC) system for high speed data converting application

Background of the invention:

ADC is an important device widely used in electronics, communication and instrumentation systems for interfacing analog electronics with digital electronics. All the methods are sophisticated, costly and time consuming, every people cannot effort. It is a dream of every young researchers and designer that if the method test th devices and determining the design parameters. In case of high volume production of Integrated Circuits (ICs), manufacturing costs are strongly affected by testing Hence ADC design and testing is an important activity which plays main role in deciding accuracy of a system. I have proposed the software based a novel design ar testing of a Pipeline A/D Converter (ADC) System for high speed data converting applications. This proposed design will be area efficient, low power consumption, t saver and user friendly.

Objective of the invention

View Application Status



Terms & conditions (http://ipindia.gov.in/terms-conditions.htm) Privacy Policy (http://ipindia.gov.in/privacy-policy.htm)

Copyright (http://ipindia.gov.in/copyright.htm) Hyperlinking Policy (http://ipindia.gov.in/hyperlinking-policy.htm)

Accessibility (http://ipindia.gov.in/accessibility.htm) Archive (http://ipindia.gov.in/archive.htm) Contact Us (http://ipindia.gov.in/contact-us.htm)

Help (http://ipindia.gov.in/help.htm)

 ${\bf Content\ Owned,\ updated\ and\ maintained\ by\ Intellectual\ Property\ India,\ All\ Rights\ Reserved.}$

Page last updated on: 26/06/2019